

10/30/98  
PTO

05-07-01

EL465779847US

PTO/SB/05 (4/98)

Approved for use through 09/30/2000 OMB 0651-0032  
Patent and Trademark Office U.S. DEPARTMENT OF COMMERCEPlease type a plus sign (+) inside this box → 

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. MI22-1689

First Inventor or Application Identifier Luan C. Tran

Title Semiconductor Processing Methods etc.

Express Mail Label No. EL465779847US

**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents.

1.  \* Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
2.  Specification [Total Pages 29]  
(preferred arrangement set forth below)
  - Descriptive title of the Invention Plus title pg.
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3.  Drawing(s) (35 U.S.C. 113) [Total Sheets 4]
4. Oath or Declaration [Total Pages 2]
  - a.  Newly executed (original or copy)
  - b.  Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 16 completed)
    - i.  DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

**\* NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).**

ADDRESS TO: Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

5.  Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
  - a.  Computer Readable Copy
  - b.  Paper Copy (identical to computer copy)
  - c.  Statement verifying identity of above copies

**ACCOMPANYING APPLICATION PARTS**

7.  Assignment Papers (cover sheet & document(s)) ASSOC.
8.  37 C.F.R. § 3.73(b) Statement  Power of  
(when there is an assignee)  Attorney
9.  English Translation Document (if applicable)
10.  Information Disclosure Statement (IDS)/PTO-1449  Copies of IDS Citations
11.  Preliminary Amendment
12.  Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
13.  \* Small Entity Statement(s)  Statement filed in prior application  
(PTO/SB/09-12) Status still proper and desired
14.  Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
15.  Other: Sub. Drawing Request  
Sub. Formal Drawings

16. If a CONTINUATING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

Continuation  Divisional  Continuation-in-part (CIP) of prior application No. 09 / 388,856

Prior application information: Examiner L. Schillinger Group / Art Unit: 2813

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

**17. CORRESPONDENCE ADDRESS**

Customer Number or Bar Code Label / 021567  
(Insert Customer No. or Attach bar code label here) or  Correspondence address below

Name	Frederick M. Fliegel, Ph.D.		
	Wells, St. John, Roberts, Gregory & Matkin P.S.		

Address			
City	State	Zip Code	
Country	Telephone	Fax	

Name (Print/Type)	Frederick M. Fliegel, Ph.D.	Registration No. (Attorney/Agent)	36,138
Signature			

Burden Hour Statement This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231 DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

J1033 J1033 U.S. 10  
00748040  
05/03/01

EL 465779847

PTO/SB/17 (11-00)

Approved for use through 10/31/2002. OMB 0651-0032  
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# FEE TRANSMITTAL for FY 2001

Patent fees are subject to annual revision.

TOTAL AMOUNT OF PAYMENT (\$ 1,130.00)

## Complete if Known

Application Number	
Filing Date	
First Named Inventor	Luan C. Tran
Examiner Name	
Group Art Unit	
Attorney Docket No.	MI22-1689

## METHOD OF PAYMENT

1.  The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to

Deposit Account Number 23-0925  
Deposit Account Name Wells, St. John et al.

Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17

Applicant claims small entity status See 37 CFR 1.27

2.  Payment Enclosed:

Check  Credit card  Money Order  Other

## FEE CALCULATION

## 1. BASIC FILING FEE

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
101	710	201 Utility filing fee	710
106	320	206 Design filing fee	
107	490	207 Plant filing fee	
108	710	208 Reissue filing fee	
114	150	214 Provisional filing fee	

SUBTOTAL (1) (\$ 710.00)

## 2. EXTRA CLAIM FEES

Total Claims	Extra Claims	Fee from below	Fee Paid
30	-20** = 10	x 18 = 180	
6	-3*** = 3	x 80 = 240	
Multiple Dependent			

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description
103	18	203 9 Claims in excess of 20
102	80	202 40 Independent claims in excess of 3
104	270	204 135 Multiple dependent claim, if not paid
109	80	209 40 ** Reissue independent claims over original patent
110	18	210 9 ** Reissue claims in excess of 20 and over original patent

SUBTOTAL (2) (\$ 420.00)

\*\*or number previously paid, if greater. For Reissues, see above

## FEE CALCULATION (continued)

## 3. ADDITIONAL FEES

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
105	130	205 65 Surcharge - late filing fee or oath	
127	50	227 25 Surcharge - late provisional filing fee or cover sheet	
139	130	139 130 Non-English specification	
147	2,520	147 2,520 For filing a request for ex parte reexamination	
112	920*	112 920* Requesting publication of SIR prior to Examiner action	
113	1,840*	113 1,840* Requesting publication of SIR after Examiner action	
115	110	215 55 Extension for reply within first month	
116	390	216 195 Extension for reply within second month	
117	890	217 445 Extension for reply within third month	
118	1,390	218 695 Extension for reply within fourth month	
128	1,890	228 945 Extension for reply within fifth month	
119	310	219 155 Notice of Appeal	
120	310	220 155 Filing a brief in support of an appeal	
121	270	221 135 Request for oral hearing	
138	1,510	138 1,510 Petition to institute a public use proceeding	
140	110	240 55 Petition to revive - unavoidable	
141	1,240	241 620 Petition to revive - unintentional	
142	1,240	242 620 Utility issue fee (or reissue)	
143	440	243 220 Design issue fee	
144	600	244 300 Plant issue fee	
122	130	122 130 Petitions to the Commissioner	
123	50	123 50 Processing fee under 37 CFR 1.17(q)	
126	180	126 180 Submission of Information Disclosure Stmt	
581	40	581 40 Recording each patent assignment per property (times number of properties)	
146	710	246 355 Filing a submission after final rejection (37 CFR § 1.129(a))	
149	710	249 355 For each additional invention to be examined (37 CFR § 1.129(b))	
179	710	279 355 Request for Continued Examination (RCE)	
169	900	169 900 Request for expedited examination of a design application	
Other fee (specify)			

\*Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$ 0)

## SUBMITTED BY

## Complete (if applicable)

Name (Print/Type)	Frederick M. Fliegel, PhD	Registration No (Attorney/Agent)	36,138	Telephone	509-624-4276
Signature				Date	May 3, 2001

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231 DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO Assistant Commissioner for Patents, Washington, DC 20231

EL465779847

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Priority Application Serial No. ..... 09/388,856  
Priority Filing Date ..... September 1, 1999  
Inventor ..... Luan C. Tran  
Assignee ..... Micron Technology, Inc.  
Priority Group Art Unit ..... 2813  
Priority Examiner ..... L. Schillinger  
Attorney's Docket No. ..... MI22-1689  
TITLE: Semiconductor Processing Methods of Forming Integrated Circuitry

Assistant Commissioner for Patents  
Washington, D. C. 20231  
Attention: Official Draftsman

**SUBSTITUTE DRAWING REQUEST**


Please enter the enclosed substitute drawings in the above-referenced application in place of drawings originally filed. The content of the drawings are identical to those now on file in this application.

Acknowledgment of receipt of the formal drawings and their acceptance into the file is requested.

Respectfully submitted,

Date: May 3, 2001

By:



Frederick M. Fliegel, Ph.D.  
Reg. No.: 36,138  
WELLS, ST. JOHN, ROBERTS,  
GREGORY & MATKIN P.S.  
601 W. First Avenue, Suite 1300  
Spokane, WA 99201-3828  
(509) 624-4276

Enclosures: 4 Sheets of Formal Drawings, Figs. 1-7.

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Priority Application Serial No. .... 09/388,856  
Priority Filing Date ..... September 1, 1999  
Inventor ..... Luan C. Tran  
Assignee ..... Micron Technology, Inc.  
Priority Group Art Unit ..... 2813  
Priority Examiner ..... L. Schillinger  
Attorney's Docket No. ..... MI22-1689  
Title: Semiconductor Processing Methods of Forming Integrated Circuitry

**PRELIMINARY AMENDMENT**

To: Assistant Commissioner for Patents  
Washington, D.C. 20231

From: Frederick M. Fliegel, Ph.D.  
Tel. 509-624-4276; Fax 509-838-3424  
Wells, St. John, Roberts, Gregory & Matkin P.S.  
601 W. First Avenue, Suite 1300  
Spokane, WA 99201-3817

Sir:

This is a preliminary amendment accompanying a Request for Divisional Application for the above-entitled patent application. Prior to examining the application, please enter the following amendments.

**AMENDMENTS**

## **In the Specification**

At page 1, after the title insert:

## **CROSS REFERENCE TO RELATED APPLICATION**

This patent application is a Divisional Application of U.S. Patent Application Serial No. 09/388,856, filed on September 1, 1999, entitled "Semiconductor Processing Methods of Forming Integrated Circuitry" and naming Luan C. Tran as inventor.

## **In the Claims**

Please cancel claims 18-36 without prejudice.

Please amend claims 5, 16 and 45 as follows:

1. A semiconductor processing method of forming integrated circuitry comprising:

forming memory circuitry and peripheral circuitry over a substrate, the peripheral circuitry comprising first and second type MOS transistors; and

conducting second type halo implants into the first type MOS transistors in less than all peripheral MOS transistors of the first type.

2. The semiconductor processing method of claim 1, wherein the second type is p-type.

3. The semiconductor processing method of claim 1, wherein the conducting of the second type halo implants comprises conducting said implants into only one of the source and drain regions in the less than all of the peripheral MOS transistors of the first type, and not the other of said source and drain regions of said less than all of the peripheral MOS transistors of the first type.

4. The semiconductor processing method of claim 1, wherein:  
the second type is p-type; and  
the conducting of the second type halo implants comprises conducting said implants into only one of the source and drain regions in the less than all of the peripheral MOS transistors of the first type, and not the other of said source and drain regions of said less than all of the peripheral MOS transistors of the first type.

5. (Amended) A semiconductor processing method comprising:  
a masking step providing a common mask; and  
an implant step carried out through the common mask, comprising  
conducting a halo implant of devices formed over a substrate comprising  
memory circuitry and peripheral circuitry sufficient to impart to at least three  
of the devices three different respective threshold voltages.

6. The method of claim 5, wherein said three devices comprise  
peripheral circuitry.

7. The method of claim 5, wherein said three devices comprise NMOS field effect transistors.

8. The method of claim 5, wherein said three devices comprise NMOS field effect transistors comprising peripheral circuitry.

9. The method of claim 5, wherein said three devices comprise PMOS field effect transistors.

10. The method of claim 5, wherein said three devices comprise PMOS field effect transistors comprising peripheral circuitry.

11. The method of claim 5, wherein the common masking step comprises masking only portions of some of the devices which receive the halo implant, said portions comprising portions of peripheral circuitry devices.

12. The method of claim 5, wherein:

the common masking step comprises masking only portions of some of the devices which receive the halo implant;

said devices which receive the halo implant comprise NMOS field effect transistors; and

said portions comprise portions of peripheral circuitry devices.

13. The method of claim 5, wherein:

the common masking step comprises masking only portions of some of the devices which receive the halo implant;

said devices which receive the halo implant comprise NMOS field effect transistors having source regions and drain regions; and

said portions comprise portions of peripheral circuitry devices, wherein said masking comprises masking only one of the source region and drain region for one of the three devices, and exposing both of the source region and drain region for another of the three devices.

14. The method of claim 5, wherein:

the common masking step comprises masking only portions of some of the devices which receive the halo implant;

said devices which receive the halo implant comprise PMOS field effect transistors; and

said portions comprise portions of peripheral circuitry devices.

15. The method of claim 5, wherein:

the common masking step comprises masking only portions of some of the devices which receive the halo implant;

said devices which receive the halo implant comprise PMOS field effect transistors having source regions and drain regions; and

said portions comprise portions of peripheral circuitry devices, wherein said masking comprises masking only one of the source region and drain region for one of the three devices, and exposing both of the source region and drain region for another of the three devices.

16. (Amended) A semiconductor processing method comprising:

a masking step providing a common mask; and

an implant step carried out through the common mask, comprising conducting a halo implant of devices formed over a substrate comprising memory circuitry and peripheral circuitry sufficient to impart to at least three of the devices three different respective threshold voltages, at least some of the devices forming memory access devices.

17. The method of claim 16, wherein the at least some of the devices forming memory access devices receive halo implants on a bitline contact side of the devices.

Claims 18-36 have been canceled without prejudice.

37. A semiconductor processing method of forming integrated circuitry comprising:

forming a plurality of NMOS field effect transistor devices over a substrate comprising memory array circuitry and peripheral circuitry, individual NMOS transistor devices having source regions and drain regions;

forming a mask over the substrate, the mask (a) exposing source and drain regions of first NMOS transistor devices, (b) covering source and drain regions of second NMOS transistor devices, and (c) partially exposing only a portion of third NMOS transistor devices; and

with the mask in place, conducting a halo implant.

38. The semiconductor processing method of claim 37, wherein the forming of the mask to partially expose only a portion of the third NMOS transistor devices comprises exposing an entirety of one of the source and drain regions and not an entirety of the other of the source and drain regions for the third NMOS transistor devices.

39. The semiconductor processing method of claim 37, wherein the forming of the mask to partially expose only a portion of the third NMOS transistor devices comprises exposing one of the source and drain regions and not the other of the source and drain regions for the third NMOS transistor devices.

40. The semiconductor processing method of claim 37, wherein the forming of the mask to partially expose only a portion of the third NMOS transistor devices comprises exposing a portion of one of the source and drain regions and not the other of the source and drain regions for the third NMOS transistor devices.

41. A method of improving DRAM storage cell retention time comprising conducting, in a common masking step and in a common implant step, a halo implant of devices formed over a substrate comprising memory circuitry and peripheral circuitry sufficient to impart to each device one of two or more different respective threshold voltages, at least some of the devices forming memory access devices, wherein the at least some of the devices forming memory access devices receive halo implants on a bit line contact side of the devices.

42. The method of claim 41 wherein the halo implant is performed prior to formation of sidewall spacers in the memory access devices.

43. The method of claim 41 wherein the halo implant is performed after formation of sidewall spacers in the memory access devices.

44. The method of claim 41 wherein the halo implant is accompanied with an n-minus implant on the bit line contact side.

45. (Amended) The method of claim 41 wherein the storage node side of the memory access device is masked from the halo implant.

46. A method of improving DRAM storage cell retention time comprising forming memory access devices having different implants and hence different junction structures on a bitline contact side and a storage node side respectively.

47. The method of claim 46 wherein forming memory access devices includes:

performing, during a masking and implant step, a one-sided halo implant on the bitline contact side; and

performing, during the masking and implant step, an n-minus implant on the bitline contact side.

48. The method of claim 47, wherein performing a one-sided halo implant is performed prior to formation of sidewall spacers.

49. The method of claim 46, wherein the storage node side is masked during a one-sided halo implant on the bitline contact side.

**REMARKS**

This application is a divisional application of U.S. Patent Application Serial No. 09/388,856 and is being filed responsive to a restriction requirement therein. Accordingly, claims 18-36 have been canceled without prejudice. Claims 1-17 and 37-49 remain in the application for consideration.


Attached hereto is a marked-up version of the changes made to the specification and claims by the current amendment. The attached page(s) are captioned "Version with markings to show changes made."

This application is believed to be in condition for allowance and action to that end is requested. The Examiner is requested to telephone the undersigned in the event that the next office action is one other than a Notice of Allowance. The undersigned is available during normal business hours (Pacific Time Zone).

Respectfully submitted,

Dated: May 3, 2001

By:

  
\_\_\_\_\_  
Frederick M. Fliegel, Ph.D.  
Reg. No. 36,138

**Version with markings to show changes made.**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Priority Application Serial No. .... 09/388,856  
Priority Filing Date ..... September 1, 1999  
Inventor ..... Luan C. Tran  
Assignee..... Micron Technology, Inc.  
Priority Group Art Unit ..... 2813  
Priority Examiner ..... L. Schillinger  
Attorney's Docket No. ..... MI22-1689  
Title: Semiconductor Processing Methods of Forming Integrated Circuitry

**37 CFR §1.121(b)(1)(iii) AND 37 CFR §1.121(c)(1)(ii)**  
**FILING REQUIREMENTS TO ACCOMPANY PRELIMINARY AMENDMENT**

Deletions are bracketed, additions are underlined.

**In the Specification**

At page 1, after the title insert:

**CROSS REFERENCE TO RELATED APPLICATION**

This patent application is a Divisional Application of U.S. Patent Application Serial No. 09/388,856, filed on September 1, 1999, entitled "Semiconductor Processing Methods of Forming Integrated Circuitry" and naming Luan C. Tran as inventor.

**In the Claims**

Claims 18-36 have been canceled without prejudice.

Claims 5, 16 and 45 have been amended as shown below.

5. (Amended) [In a common] A semiconductor processing method comprising:

a masking step providing a common mask; and [in]  
[a common] an implant step carried out through the common mask,  
comprising conducting a halo implant of devices formed over a substrate  
comprising memory circuitry and peripheral circuitry sufficient to impart to at  
least three of the devices three different respective threshold voltages.

16. (Amended) [In a common] A semiconductor processing method comprising:

a [common] masking step providing a common mask; and [in]  
[a common] an implant step carried out through the common mask,  
comprising conducting a halo implant of devices formed over a substrate  
comprising memory circuitry and peripheral circuitry sufficient to impart to at  
least three of the devices three different respective threshold voltages, at  
least some of the devices forming memory access devices.

45. (Amended) The method [ov] of claim 41 wherein the storage node  
side of the memory access device is masked from the halo implant.

**END OF DOCUMENT**

EL 366000035

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

\* \* \* \* \*

Semiconductor Processing Methods Of Forming  
Integrated Circuitry

\* \* \* \* \*

INVENTOR

Luan C. Tran

ATTORNEY'S DOCKET NO. MI22-982

1 SEMICONDUCTOR PROCESSING METHODS OF FORMING  
2 INTEGRATED CIRCUITRY

3 **TECHNICAL FIELD**

4 This invention relates generally to semiconductor processing  
5 methods of forming integrated circuitry, and particularly to methods of  
6 forming integrated circuit devices having different threshold voltages.

7 **BACKGROUND OF THE INVENTION**

8 Field effect transistors are characterized by a source region, a  
9 drain region and a gate. The source and drain regions are typically  
10 received within a semiconductive material, such as a semiconductive  
11 substrate. The gate is typically disposed elevationally over the source  
12 and drain regions. A gate voltage of sufficient minimum magnitude can  
13 be placed on the gate to induce a channel region underneath the gate  
14 and between the source and drain regions. Such channel-inducing  
15 voltage is typically referred to as the transistor's threshold voltage, or  $V_t$ .  
16 Accordingly, the threshold voltage turns the transistor on. Once the  
17 magnitude of the threshold voltage has been exceeded, current can flow  
18 between the source and drain regions in accordance with a voltage called  
19 the source/drain voltage, or  $V_{ds}$ .

20 Threshold voltage magnitudes can be affected by channel implants.  
21 Specifically, during fabrication of semiconductor devices, a substrate can  
22 be implanted with certain types of impurity to modify or change the  
23

threshold voltage of a resultant device. Such channel implants can also affect a condition known as subsurface punchthrough. Punchthrough is a phenomenon which is associated with a merging of the source and drain depletion regions within a MOSFET. Specifically, as the channel gets shorter (as device dimensions get smaller), depletion region edges get closer together. When the channel length is decreased to roughly the sum of the two junction depletion widths, punchthrough is established. Punchthrough is an undesired effect in MOSFETS.

One way of addressing punchthrough in sub-micron devices is through provision of a so-called halo implant, also known as a “pocket” implant. Halo implants are formed by implanting dopants (opposite in type to that of the source and drain) within the substrate proximate the source and drain regions, and are typically disposed underneath the channel region. The implanted halo dopant raises the doping concentration only on the inside walls of the source/drain junctions, so that the channel length can be decreased without needing to use a higher doped substrate. That is, punchthrough does not set in until a shorter channel length because of the halo.

It is desirable to have MOSFETS with different threshold voltages depending upon the context in which the integrated circuitry of which they comprise a part is to be used. In the context of memory devices it can be beneficial to have transistors with different threshold voltages.

1        This invention arose out of concerns associated with improving the  
2 methods through which integrated circuits are fabricated. In particular,  
3 the invention arose concerns associated with providing improved methods  
4 of forming memory devices.

5

6 **SUMMARY OF THE INVENTION**

7        Semiconductor processing methods of forming integrated circuitry  
8 are described. In one embodiment, memory circuitry and peripheral  
9 circuitry are formed over a substrate. The peripheral circuitry comprises  
10 first and second type MOS transistors. Second type halo implants are  
11 conducted into the first type MOS transistors in less than all of the  
12 peripheral MOS transistors of the first type. In another embodiment,  
13 a plurality of n-type transistor devices are formed over a substrate and  
14 comprise memory array circuitry and peripheral circuitry. At least some  
15 of the individual peripheral circuitry n-type transistor devices are partially  
16 masked, and a halo implant is conducted for unmasked portions of the  
17 partially masked peripheral circuitry n-type transistor devices. In yet  
18 another embodiment, at least a portion of only one of the source and  
19 drain regions is masked, and at least a portion of the other of the  
20 source and drains regions is exposed for at least some of the peripheral  
21 circuitry n-type transistor devices. A halo implant is conducted relative  
22 to the exposed portions of the source and drain regions. In another  
23 embodiment, a common masking step is used and a halo implant is

1 conducted of devices formed over a substrate comprising memory  
2 circuitry and peripheral circuitry sufficient to impart to at least three of  
3 the devices three different respective threshold voltages.

4

5 **BRIEF DESCRIPTION OF THE DRAWINGS**

6 Preferred embodiments of the invention are described below with  
7 reference to the following accompanying drawings.

8 Fig. 1 is a diagrammatic side sectional view of a semiconductor  
9 wafer fragment in process, which is suitable for use in connection with  
10 one or more embodiments of the present invention.

11 Fig. 2 is a side sectional view of a semiconductor wafer fragment  
12 in process in accordance with one embodiment of the invention.

13 Fig. 3 is a side sectional view of a semiconductor wafer fragment  
14 in process in accordance with one embodiment of the invention.

15 Fig. 4 is a side sectional view of a semiconductor wafer fragment  
16 in process in accordance with one embodiment of the invention.

17 Fig. 5 is a side sectional view of a semiconductor wafer fragment  
18 in process in accordance with one embodiment of the invention.

19 Fig. 6 is a side sectional view of a semiconductor wafer fragment  
20 in process in accordance with one embodiment of the invention.

21 Fig. 7 is a side sectional view of a semiconductor wafer fragment  
22 in process in accordance with one embodiment of the invention.

1            **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

2            This disclosure of the invention is submitted in furtherance of the  
3            constitutional purposes of the U.S. Patent Laws "to promote the progress  
4            of science and useful arts" (Article 1, Section 8).

5            Referring to Fig. 1, a semiconductor wafer fragment in process is  
6            shown generally at 10 and includes a semiconductive substrate 12. In  
7            the context of this document, the term "semiconductive substrate" is  
8            defined to mean any construction comprising semiconductive material,  
9            including, but not limited to, bulk semiconductive materials such as a  
10          semiconductive wafer (either alone or in assemblies comprising other  
11          materials thereon), and semiconductive material layers (either alone or  
12          in assemblies comprising other materials). The term "substrate" refers  
13          to any supporting structure, including, but not limited to, the  
14          semiconductive substrates described above.

15          Memory array circuitry 14 and peripheral circuitry 16 are formed  
16          over substrate 12. Memory circuitry 14 comprises individual  
17          transistors 20, 22. Peripheral circuitry 16 comprises a transistor 26.  
18          These transistors are shown for example only. Each exemplary transistor  
19          will typically include a conductive gate line 28 (designated for transistors  
20          20 and 26 only) having a gate oxide layer 30, a polysilicon layer 32, a  
21          silicide layer 34, and an overlying insulative cap 36. Conventional  
22          sidewall spacers SS are optionally provided over the sidewalls of gate  
23

line 28. Of course, other gate line constructions could be used.  
Source/drain regions 37 and 38 are provided within substrate 12.

The drain regions 37 may be formed in several different ways.  
In one embodiment, the drain regions 37 are doped first with a blanket  
n-minus implant, which may be performed before or after formation of  
the sidewalls SS. As used herein, the term "blanket implant" refers to  
an implant process that does not employ a masking step. In one  
embodiment, the drain regions 37 are doped by out-diffusion of dopants  
from a doped polysilicon layer forming a portion of a storage node 39.

The source regions 38 may also be formed in several different  
ways. In one embodiment, the source regions are doped first with a  
blanket n-minus implant 37' and then with a n-plus implant, followed by  
a halo implant 41.

Typically, the transistors forming peripheral circuitry 16 will include  
first- and second-type MOS transistors. For example and for purposes  
of the on-going discussion, first-type MOS transistors will comprise n-type  
transistors, and second-type MOS transistors will comprise p-type  
transistors. Similarly, in this example, implants comprising a second-type  
of material will comprise p-type implants such as boron.

Referring to Fig. 2 and 3, a masking layer 40 is formed over  
substrate 12. Transistor 42 (Fig. 2) can constitute a transistor which is  
disposed within the memory array, or one which is disposed within the  
peripheral area. Similarly, transistor 26 (Fig. 3) can constitute a

1 transistor which is disposed within the memory array, or one which is  
2 disposed within the peripheral area. Transistor 26 can represent one of  
3 many similar partially-masked transistors in either the peripheral area or  
4 the memory array. In one embodiment, and with masking layer 40 in  
5 place, a second-type halo implant is conducted into transistor 26 and in  
6 less than all transistors of the first type. The halo implant forms a  
7 halo region 41 received within substrate 12. In this case, transistor 42  
8 can constitute a transistor which does not receive the halo implant. In  
9 one embodiment, when transistors receive the halo implant, only one side  
10 of the transistor receives the implant, such as shown in Fig. 3. This  
11 constitutes a different transistor having a different threshold voltage  $V_t$   
12 than those transistors not receiving the halo implant.

13 Specifically, in one embodiment, transistor 26 comprises an n-type  
14 transistor device which is partially masked, and the halo implant is  
15 conducted for unmasked portions of the transistor or transistors.  
16 Various portions of transistor 26 can be masked to result in a partially  
17 masked transistor. For example, at least a portion of one of the source  
18 and drain regions can be masked, and at least a portion of the other  
19 of the source and drain regions can be exposed. As a further example,  
20 a majority portion of one of the drain regions can be masked, while a  
21 majority portion of the other of the source regions is not masked for  
22 at least some of the devices. In the illustrated example, an entirety of  
23 one of the drain regions is masked, and the entirety of the other of the

source regions is not masked. Where a transistor's source region is masked, after the halo implantation, the transistor will have a configuration similar to a source follower configuration. Where a transistor's drain region is masked, after the halo implantation, the transistor can have its electric field suppressed proximate the drain.

In another embodiment, the second-type halo implants are conducted into only one of the source and drain regions in less than all of the MOS transistors of the first type, and not the other of the source and drain regions of those peripheral MOS transistors of the first type.

Referring to Fig. 4, another embodiment of the invention is shown. Leftmost transistor 26 can comprise any of the partially-masked configurations described with respect to Fig. 3. Rightmost transistor 26a has both source and drain regions masked, and constitutes other n-type transistor devices which do not receive a halo implant. As a result, the rightmost transistor 26a has a lower threshold voltage  $V_t$  than transistors receiving the halo implant.

Referring to Fig. 5, another embodiment of the invention is shown. Leftmost transistor 26 can comprise any of the partially-masked configurations described with respect to Fig. 3. Transistor 26b has both of its source and drain regions left exposed during the halo implant. Accordingly, halo regions 41 are formed proximate the source/drain regions of transistor 26b.

Referring to Fig. 6, another embodiment of the invention is shown. Leftmost transistor 26 can comprise any of the partially-masked configurations described with respect to Fig. 3. In this embodiment, portions of transistors in either the peripheral or the memory array region are partially masked, and, in addition, the source regions and drain regions for some other individual transistor devices are masked, e.g. transistor 26a, while different other individual peripheral transistor devices, e.g. transistor 26b, have their source regions and drain regions exposed during the halo implant. Accordingly, where both of the source and drain regions are exposed, a pair of halo regions 41 is formed. These associated transistor devices having both source and drain regions exposed are, for purposes of this document, referred to as first transistor devices. Where both of the source and drain regions are masked or otherwise blocked, no halo regions are formed. These associated transistor devices having both source and drain regions masked or blocked are, for purposes of this document, referred to as second transistor devices. Where a portion of a transistor device is exposed, a halo region can, in some instances, be formed with respect to only one of the source and drain regions. These associated transistor devices are, for purposes of this document, referred to as third transistor devices. Preferably, these associated transistor devices are all NMOS transistor devices.

1                   Alternately considered, and in a preferred embodiment, a common  
2 masking step is utilized and in a common implant step, a halo implant  
3 is conducted of devices formed over a substrate comprising memory  
4 circuitry and peripheral circuitry, sufficient to impart to at least three  
5 of the devices three different respective threshold voltages. In one  
6 embodiment, the three devices comprise NMOS field effect transistors.

7                   In the context of NMOS field effect transistors in which the  
8 implanted halo impurity comprises a p-type impurity, those transistors  
9 whose source and drain regions are fully exposed, will typically have the  
10 highest threshold voltage  $V_{t1}$ . Those transistors which are partially  
11 masked during the halo implant will typically have a threshold  
12 voltage  $V_{t2}$  which is somewhat lower than threshold voltage  $V_{t1}$ . Those  
13 transistors whose source and drain regions are completely blocked during  
14 the halo implant will typically have the lowest threshold voltage  $V_{t3}$  of  
15 the threshold voltages. Accordingly, three different threshold voltages  
16 are provided through one common masking step.

17                  Fig. 7 is a side sectional view of a semiconductor wafer fragment  
18 in process in accordance with one embodiment of the invention.  
19 Transistors 20 and 22 of Fig. 1 now form memory access transistors 45  
20 having a threshold voltage that corresponds to a single halo implant 41  
21 on a bitline contact side of the access transistors 45. Storage node  
22 sides 47 of the access transistors 45 are masked by the masking layer  
23 40 to prevent boron from being implanted. Forming access transistors

1       45 in this way improves refresh capabilities. The one-sided halo implant  
2       41 in the access transistors 45 allows the channel doping to be reduced  
3       while maintaining the same threshold voltage  $V_t$  and subthreshold voltage.  
4       The lower channel doping, in turn, gives rise to improved DRAM refresh  
5       characteristics, because charge leakage from the storage nodes 47 is  
6       reduced.

7           It will be appreciated that the halo implant and the mask 40  
8       therefor may be effectuated before formation of sidewall spacers  
9       (denoted "SS" in Fig. 1), as shown in Figs. 2-7, or after formation of  
10      sidewall spacers (as shown in Fig. 1). The sidewall spacers SS shown  
11      in Fig. 1 may be formed using conventional deposition, oxidation and/or  
12      etching techniques. It will be appreciated that when boron is implanted  
13      into a n-type device, n-well bias plugs and other conventional features  
14      should be masked to avoid compromise of the conductivity of these  
15      features.

16           When the halo implant is done with a mask, prior to formation  
17      of sidewall spacers SS, it is normally accompanied by an n-minus implant  
18      37, using either phosphorous or arsenic. When the halo implant is done  
19      after formation of the sidewall spacers SS, it is assumed that the n-  
20      minus layer 37 was formed earlier as part of a LDD (lightly doped  
21      drain) structure. This same halo implant is normally accompanied by an  
22      n+ source drain implantation.

1        One preferred application for such devices can be in the context  
2        of peripheral circuitry comprising a so-called equilibrating device, which  
3        is typically connected between bit lines D and D\* in dynamic random  
4        access memory circuitry in order to bring the bit lines to a common  
5        voltage potential (typically  $V_{cc}/2$ ) prior to firing the word lines to  
6        perform a sensing operation. Another application can be for the cross-  
7        coupled transistors in a sense amplifier circuit, where lower threshold  
8        voltage  $V_t$  is preferred for better margin and refresh properties. Other  
9        applications can include various low-voltage applications which will be  
10      apparent to the skilled artisan.

11      In compliance with the statute, the invention has been described  
12      in language more or less specific as to structural and methodical  
13      features. It is to be understood, however, that the invention is not  
14      limited to the specific features shown and described, since the means  
15      herein disclosed comprise preferred forms of putting the invention into  
16      effect. The invention is, therefore, claimed in any of its forms or  
17      modifications within the proper scope of the appended claims  
18      appropriately interpreted in accordance with the doctrine of equivalents.

1           CLAIMS:

2

3           1. A semiconductor processing method of forming integrated  
4           circuitry comprising:

5                 forming memory circuitry and peripheral circuitry over a substrate,  
6                 the peripheral circuitry comprising first and second type MOS transistors;  
7                 and

8                 conducting second type halo implants into the first type MOS  
9                 transistors in less than all peripheral MOS transistors of the first type.

10

11           2. The semiconductor processing method of claim 1, wherein the  
12           second type is p-type.

13

14           3. The semiconductor processing method of claim 1, wherein the  
15           conducting of the second type halo implants comprises conducting said  
16           implants into only one of the source and drain regions in the less than  
17           all of the peripheral MOS transistors of the first type, and not the  
18           other of said source and drain regions of said less than all of the  
19           peripheral MOS transistors of the first type.

1           4. The semiconductor processing method of claim 1, wherein:  
2           the second type is p-type; and  
3           the conducting of the second type halo implants comprises  
4           conducting said implants into only one of the source and drain regions  
5           in the less than all of the peripheral MOS transistors of the first type,  
6           and not the other of said source and drain regions of said less than all  
7           of the peripheral MOS transistors of the first type.

8

9           5. In a common masking step and in a common implant step,  
10          conducting a halo implant of devices formed over a substrate comprising  
11          memory circuitry and peripheral circuitry sufficient to impart to at least  
12          three of the devices three different respective threshold voltages.

13

14          6. The method of claim 5, wherein said three devices comprise  
15          peripheral circuitry.

16

17          7. The method of claim 5, wherein said three devices comprise  
18          NMOS field effect transistors.

19

20          8. The method of claim 5, wherein said three devices comprise  
21          NMOS field effect transistors comprising peripheral circuitry.

1           9. The method of claim 5, wherein said three devices comprise  
2 PMOS field effect transistors.

3

4           10. The method of claim 5, wherein said three devices comprise  
5 PMOS field effect transistors comprising peripheral circuitry.

6

7           11. The method of claim 5, wherein the common masking step  
8 comprises masking only portions of some of the devices which receive  
9 the halo implant, said portions comprising portions of peripheral circuitry  
10 devices.

11

12          12. The method of claim 5, wherein:  
13           the common masking step comprises masking only portions of some  
14 of the devices which receive the halo implant;  
15           said devices which receive the halo implant comprise NMOS field  
16 effect transistors; and  
17           said portions comprise portions of peripheral circuitry devices.

1           13. The method of claim 5, wherein:

2           the common masking step comprises masking only portions of some  
3           of the devices which receive the halo implant;

4           said devices which receive the halo implant comprise NMOS field  
5           effect transistors having source regions and drain regions; and

6           said portions comprise portions of peripheral circuitry devices,  
7           wherein said masking comprises masking only one of the source region  
8           and drain region for one of the three devices, and exposing both of the  
9           source region and drain region for another of the three devices.

10  
11           14. The method of claim 5, wherein:

12           the common masking step comprises masking only portions of some  
13           of the devices which receive the halo implant;

14           said devices which receive the halo implant comprise PMOS field  
15           effect transistors; and

16           said portions comprise portions of peripheral circuitry devices.

1        15. The method of claim 5, wherein:

2              the common masking step comprises masking only portions of some  
3              of the devices which receive the halo implant;

4              said devices which receive the halo implant comprise PMOS field  
5              effect transistors having source regions and drain regions; and

6              said portions comprise portions of peripheral circuitry devices,  
7              wherein said masking comprises masking only one of the source region  
8              and drain region for one of the three devices, and exposing both of the  
9              source region and drain region for another of the three devices.

10  
11        16. In a common masking step and in a common implant step,  
12              conducting a halo implant of devices formed over a substrate comprising  
13              memory circuitry and peripheral circuitry sufficient to impart to at least  
14              three of the devices three different respective threshold voltages, at least  
15              some of the devices forming memory access devices.

16  
17  
18        17. The method of claim 16, wherein the at least some of the  
19              devices forming memory access devices receive halo implants on a bitline  
20              contact side of the devices.

1           18. A semiconductor processing method of forming integrated  
2           circuitry comprising:

3           forming a plurality of n-type transistor devices over a substrate,  
4           said n-type devices comprising memory array circuitry and peripheral  
5           circuitry, individual n-type transistor devices having source regions and  
6           drain regions;

7           partially masking at least some individual memory array devices  
8           and peripheral circuitry n-type transistor devices; and

9           with said at least some of the memory array and peripheral  
10          circuitry n-type transistor devices being partially masked, conducting a  
11          halo implant for unmasked portions of said at least some peripheral  
12          circuitry n-type transistor devices.

13  
14          19. The semiconductor processing method of claim 18, wherein  
15          the masking comprises masking storage node portions of one of the  
16          source region and drain region and not bitline contact portions of the  
17          other of the source region and drain region for said at least some  
18          individual memory array circuitry n-type transistor devices.

1           20. The semiconductor processing method of claim 18, wherein  
2       the masking comprises masking majority portions of one of the source  
3       region and drain region and not majority portions of the other of the  
4       source region and drain region for said at least some individual  
5       peripheral circuitry n-type transistor devices.

6

7           21. The semiconductor processing method of claim 18, wherein  
8       the masking comprises masking one of the source region and drain  
9       region and not the other of the source region and drain region for said  
10      at least some individual peripheral circuitry n-type transistor devices.

11

12          22. The semiconductor processing method of claim 18, wherein  
13       the masking comprises masking the source regions of said at least some  
14       individual peripheral circuitry n-type transistor devices.

15

16          23. The semiconductor processing method of claim 18, wherein  
17       the masking comprises masking the drain regions of said at least some  
18       individual peripheral circuitry n-type transistor devices.

1           24. The semiconductor processing method of claim 18, wherein  
2 the masking comprises (a) masking portions of only one of the source  
3 region and drain region for some of the at least some individual  
4 peripheral circuitry n-type transistor devices, and also (b) masking both  
5 source regions and drain regions for other individual peripheral circuitry  
6 n-type transistor devices.

7  
8           25. The semiconductor processing method of claim 24, wherein  
9 said masking of the portions of only one of the source region and drain  
10 region comprises masking an entirety of said portions of only one of the  
11 source region and drain region for said at least some individual  
12 peripheral circuitry n-type transistor devices.

13  
14          26. The semiconductor processing method of claim 18, wherein  
15 the masking comprises (a) masking portions of only one of the source  
16 region and drain region for some of the at least some individual  
17 peripheral circuitry n-type transistor devices, and also (b) leaving source  
18 regions and drain regions exposed for other individual peripheral circuitry  
19 n-type transistor devices.

1           27. The semiconductor processing method of claim 18, wherein  
2       the masking comprises (a) masking portions of only one of the source  
3       region and drain region for some of the at least some individual  
4       peripheral circuitry n-type transistor devices, and also (b) masking both  
5       source regions and drain regions for other individual peripheral circuitry  
6       n-type transistor devices, and (c) leaving source regions and drain regions  
7       exposed for different other individual peripheral circuitry n-type transistor  
8       devices.

9

10          28. A semiconductor processing method of forming integrated  
11       circuitry comprising:

12           forming a plurality of n-type transistor devices over a substrate  
13       comprising memory array circuitry and peripheral circuitry, individual n-  
14       type transistor devices having source regions and drain regions;

15           masking at least a portion of one of the source and drain regions  
16       for at least some of the peripheral circuitry n-type transistor devices, and  
17       exposing at least a portion of the other of the source and drain regions  
18       for said at least some peripheral circuitry n-type transistor devices; and

19           conducting a halo implant of the exposed portions of the other of  
20       the source and drain regions.

1           29. The semiconductor processing method of claim 28, wherein  
2         the masking comprises masking the entire portion of the one source and  
3         drain region for said at least some of the peripheral circuitry n-type  
4         transistor devices.

5

6           30. The semiconductor processing method of claim 28, wherein  
7         the masking comprises exposing the entire portion of the other of said  
8         source and drain regions for said at least some peripheral circuitry n-  
9         type transistor devices.

10

11          31. The semiconductor processing method of claim 28, wherein  
12         the masking comprises:

13                 masking the entire portion of the one source and drain region for  
14         said at least some of the peripheral circuitry n-type transistor devices;  
15         and

16                 exposing the entire portion of the other of said source and drain  
17         regions for said at least some peripheral circuitry n-type transistor  
18         devices.

19

20          32. The semiconductor processing method of claim 28, wherein  
21         the masking comprises also masking both source regions and drain  
22         regions for other peripheral circuitry n-type transistor devices.

1           33. The semiconductor processing method of claim 28, wherein  
2 the masking comprises leaving both source regions and drain regions for  
3 other peripheral circuitry n-type transistor devices exposed.

4

5           34. The semiconductor processing method of claim 28, wherein  
6 the masking comprises:

7                 also masking both source regions and drain regions for other  
8 peripheral circuitry n-type transistor devices; and

9                 leaving both source regions and drain regions for different other  
10 peripheral circuitry n-type transistor devices exposed.

11

12           35. The semiconductor processing method of claim 28, wherein  
13 the masking comprises:

14                 masking the entire portion of the one source and drain region for  
15 said at least some of the peripheral circuitry n-type transistor devices;

16                 also masking both source regions and drain regions for other  
17 peripheral circuitry n-type transistor devices; and

18                 leaving both source regions and drain regions for different other  
19 peripheral circuitry n-type transistor devices exposed.

1           36. The semiconductor processing method of claim 28, wherein  
2       the masking comprises:

3           masking the entire portion of the one source and drain region for  
4       said at least some of the peripheral circuitry n-type transistor devices;

5           exposing the entire portion of the other of said source and drain  
6       regions for said at least some peripheral circuitry n-type transistor  
7       devices;

8           also masking both source regions and drain regions for other  
9       peripheral circuitry n-type transistor devices; and

10          leaving both source regions and drain regions for different other  
11       peripheral circuitry n-type transistor devices exposed.

1           37. A semiconductor processing method of forming integrated  
2           circuitry comprising:

3           forming a plurality of NMOS field effect transistor devices over a  
4           substrate comprising memory array circuitry and peripheral circuitry,  
5           individual NMOS transistor devices having source regions and drain  
6           regions;

7           forming a mask over the substrate, the mask (a) exposing source  
8           and drain regions of first NMOS transistor devices, (b) covering source  
9           and drain regions of second NMOS transistor devices, and (c) partially  
10          exposing only a portion of third NMOS transistor devices; and

11          with the mask in place, conducting a halo implant.

12  
13          38. The semiconductor processing method of claim 37, wherein  
14          the forming of the mask to partially expose only a portion of the third  
15          NMOS transistor devices comprises exposing an entirety of one of the  
16          source and drain regions and not an entirety of the other of the source  
17          and drain regions for the third NMOS transistor devices.

18  
19  
20  
21  
22  
23

1           39. The semiconductor processing method of claim 37, wherein  
2         the forming of the mask to partially expose only a portion of the third  
3         NMOS transistor devices comprises exposing one of the source and drain  
4         regions and not the other of the source and drain regions for the third  
5         NMOS transistor devices.

6  
7           40. The semiconductor processing method of claim 37, wherein  
8         the forming of the mask to partially expose only a portion of the third  
9         NMOS transistor devices comprises exposing a portion of one of the  
10        source and drain regions and not the other of the source and drain  
11        regions for the third NMOS transistor devices.

12  
13           41. A method of improving DRAM storage cell retention time  
14         comprising conducting, in a common masking step and in a common  
15         implant step, a halo implant of devices formed over a substrate  
16         comprising memory circuitry and peripheral circuitry sufficient to impart  
17         to each device one of two or more different respective threshold  
18         voltages, at least some of the devices forming memory access devices,  
19         wherein the at least some of the devices forming memory access devices  
20         receive halo implants on a bit line contact side of the devices.

21  
22  
23

1           42. The method of claim 41 wherein the halo implant is  
2 performed prior to formation of sidewall spacers in the memory access  
3 devices.

4

5           43. The method of claim 41 wherein the halo implant is  
6 performed after formation of sidewall spacers in the memory access  
7 devices.

8

9           44. The method of claim 41 wherein the halo implant is  
10 accompanied with an n-minus implant on the bit line contact side.

11

12          45. The method ov claim 41 wherein the storage node side of  
13 the memory access device is masked from the halo implant.

14

15          46. A method of improving DRAM storage cell retention time  
16 comprising forming memory access devices having different implants and  
17 hence different junction structures on a bitline contact side and a  
18 storage node side respectively.

1       47. The method of claim 46 wherein forming memory access  
2 devices includes:

3             performing, during a masking and implant step, a one-sided halo  
4 implant on the bitline contact side; and

5             performing, during the masking and implant step, an n-minus  
6 implant on the bitline contact side.


7  
8       48. The method of claim 47, wherein performing a one-sided  
9 halo implant is performed prior to formation of sidewall spacers.

10  
11      49. The method of claim 46, wherein the storage node side is  
12 masked during a one-sided halo implant on the bitline contact side.



ABSTRACT OF THE DISCLOSURE

Semiconductor processing methods of forming integrated circuitry are described. In one embodiment, memory circuitry and peripheral circuitry are formed over a substrate. The peripheral circuitry comprises first and second type MOS transistors. Second type halo implants are conducted into the first type MOS transistors in less than all of the peripheral MOS transistors of the first type. In another embodiment, a plurality of n-type transistor devices are formed over a substrate and comprise memory array circuitry and peripheral circuitry. At least some of the individual peripheral circuitry n-type transistor devices are partially masked, and a halo implant is conducted for unmasked portions of the partially masked peripheral circuitry n-type transistor devices. In yet another embodiment, at least a portion of only one of the source and drain regions is masked, and at least a portion of the other of the source and drains regions is exposed for at least some of the peripheral circuitry n-type transistor devices. A halo implant is conducted relative to the exposed portions of the source and drain regions. In another embodiment, a common masking step is used and a halo implant is conducted of devices formed over a substrate comprising memory circuitry and peripheral circuitry sufficient to impart to at least three of the devices three different respective threshold voltages.



1 / 4

H-II


2/4



3/4



4/4



EL 465779847

EL 366000035

DECLARATION OF SOLE INVENTOR FOR PATENT APPLICATION

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: Semiconductor Processing Methods of Forming Integrated Circuitry, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

**PRIOR FOREIGN APPLICATIONS:**

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statement may jeopardize the validity of the application or any patent issued therefrom.

\* \* \* \* \*

1 Full name of sole inventor: Luan C. Tran

2 Inventor's Signature: Luan C. Tran

3 Date: 8/31/99

4 Residence: Meridian, Idaho

5 Citizenship: U.S.

6 Post Office Address: 1125 W. Sandy Ct., Meridian, ID 83642

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

E L 465779847

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Priority Application Serial No. ..... 09/388,856  
Priority Filing Date ..... September 1, 1999  
Inventor ..... Luan C. Tran  
Assignee ..... Micron Technology, Inc.  
Priority Group Art Unit ..... 2813  
Priority Examiner ..... L. Schillinger  
Attorney's Docket No. ..... MI22-1689  
Title: Semiconductor Processing Methods of Forming Integrated Circuitry

Assistant Commissioner for Patents  
Washington, D.C. 20231

**ASSOCIATE POWER OF ATTORNEY**

Please recognize Frederick M. Fliegel, Reg. No. 36,138; D. Brent Kenady, Reg. No. 40,045; James E. Lake, Reg. No. 44,854; and Bernard Berman, Reg. No. 37,279; whose post office address is 601 W. First Avenue, Suite 1300, Spokane, Washington 99201-3828, as associate attorneys or agents in the above-entitled application.

Date: 4/30/01



Mark S. Matkin  
Reg. No. 32,268  
Wells, St. John, Roberts, Gregory & Matkin P.S.  
601 W. First Avenue, Suite 1300  
Spokane, WA 99201-3828  
(509) 624-4276